Executive Summary

Informations
Name CVE-2020-24491 First vendor Publication 2021-02-17
Vendor Cve Last vendor Modification 2021-07-21

Security-Database Scoring CVSS v3

Cvss vector : CVSS:3.1/AV:L/AC:L/PR:H/UI:N/S:U/C:H/I:N/A:N
Overall CVSS Score 4.4
Base Score 4.4 Environmental Score 4.4
impact SubScore 3.6 Temporal Score 4.4
Exploitabality Sub Score 0.8
 
Attack Vector Local Attack Complexity Low
Privileges Required High User Interaction None
Scope Unchanged Confidentiality Impact High
Integrity Impact None Availability Impact None
Calculate full CVSS 3.0 Vectors scores

Security-Database Scoring CVSS v2

Cvss vector : (AV:L/AC:M/Au:N/C:P/I:N/A:N)
Cvss Base Score 1.9 Attack Range Local
Cvss Impact Score 2.9 Attack Complexity Medium
Cvss Expoit Score 3.4 Authentication None Required
Calculate full CVSS 2.0 Vectors scores

Detail

Debug message containing addresses of memory transactions in some Intel(R) 10th Generation Core Processors supporting SGX may allow a privileged user to potentially enable information disclosure via local access.

Original Source

Url : http://cve.mitre.org/cgi-bin/cvename.cgi?name=CVE-2020-24491

CWE : Common Weakness Enumeration

% Id Name
100 % CWE-20 Improper Input Validation

CPE : Common Platform Enumeration

TypeDescriptionCount
Hardware 3
Hardware 5
Hardware 1
Hardware 1

Sources (Detail)

Source Url
MISC https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-004...

Alert History

If you want to see full details history, please login or register.
0
1
2
3
4
5
6
7
8
9
10
11
Date Informations
2024-08-02 13:14:03
  • Multiple Updates
2024-08-02 01:21:48
  • Multiple Updates
2024-02-02 02:14:54
  • Multiple Updates
2024-02-01 12:20:26
  • Multiple Updates
2023-09-27 13:01:59
  • Multiple Updates
2021-08-05 01:38:06
  • Multiple Updates
2021-07-21 17:23:02
  • Multiple Updates
2021-05-04 13:51:04
  • Multiple Updates
2021-04-22 03:02:32
  • Multiple Updates
2021-03-26 12:33:55
  • Multiple Updates
2021-02-17 21:23:20
  • Multiple Updates
2021-02-17 17:22:50
  • First insertion